Doc. Number:							
☐ Tentative Specification							
Preliminary Specification							
Approval Specification							

MODEL NO.: N156BGE SUFFIX: LB1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your consignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By		
楊竣傑	曹文彬	翁傑鋒		
2013-03-29	2013-03-27	2013-03-25		
18:32:01 CST	16:59:35 CST	09:06:24 CST		

Version 2.2 21 Mar 2013 1 / 37

CONTENTS

	Appendix. OUTLINE DRAWING	3
1.	GENERAL DESCRIPTION	4
	1.1 OVERVIEW	4
	1.2 GENERAL SPECIFICATIONS	4
2.	MECHANICAL SPECIFICATIONS	5
	2.1 CONNECTOR TYPE	5
3.	ABSOLUTE MAXIMUM RATINGS	5
	3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
	3.2 ELECTRICAL ABSOLUTE RATINGS	
	3.2.1 TFT LCD MODULE	6
4.	ELECTRICAL SPECIFICATIONS	7
	4.1 FUNCTION BLOCK DIAGRAM	7
	4.2. INTERFACE CONNECTIONS	8
	4.3 ELECTRICAL CHARACTERISTICS	10
	4.3.1 LCD ELETRONICS SPECIFICATION	10
	4.3.2 LED CONVERTER SPECIFICATION	12
	4.3.3 BACKLIGHT UNIT	14
	4-4-LVDS:INPLTESICINAL TIMING SPECIFICATIONS	15
	4.4.1 LVDS DC SPECIFICATIONS	15
	Tape 4.2 LVDS DATA FORMAT Tray need not to revolve 20pcs LCD Module(6trays)	.for.emety.brev15
	Panel Protector Film 20pcs LCD Module (6troys) 4.4.3 COLOR (FDATATIVEUT ASSIGNMENT)	
	4.5 DISPLAY-TIMING SPECIFICATIONS	. 17
	4.6 POWER ON/OFF STORY CE	j18
5.	OPTICAL CHARACTERISTICS Module/Troy	19
	5.1 TEST CONDITIONS (99W1).	19
	5.2 OPTICAL SPECIFICATIONS	19
6.	RELIABILITY TEST ITEM	22
7.	PACKING S	23
	7.1 MODULE LABEL	23
	7.2 CARTON	24
	7.3 PALLET	
	7.3 PALLET	
8.	PRECAUTIONS	
	8.1 HANDLING PRECAUTIONS	
	8.2 STORAGE PRECAUTIONS	
	8.3 OPERATION PRECAUTIONS	
	Appendix. EDID DATA STRUCTURE	
	Appendix, OUTLINE DRAWING	
	Appendix. SYSTEM COVER DESIGN GUIDANCE	



REVISION HISTORY

Version	Date	Page	Description
0.0	Dec. 21, 2011	All	Spec Ver.0.0 was first issued.
1.0	Mar.12, 2012	All	Preliminary Spec Ver.1.0 was first issued
2.0	Apr.30, 2012	All	Approval Spec Ver.1.0 was first issued
2.1	Jul.24, 2012	4	2. MECHANICAL SPECIFICATIONS, Module Size, Thickness
		30	Appendix. OUTLINE DRAWING
2.2	Mar.21, 2013	All	Change logo & content from "CHIMEI INNOLUX" to "INNOLUX"
		7	TIMING ONTROLLER 改爲 TIMING CONTROLLER
		24	Modify "Figure. 7-2 Packing method"
		32	Modify "Appendix. SYSTEM COVER DESIGN GUIDANCE"



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156BGE-LB1 is a 15.6" (15.547" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note	
Screen Size	15.547" diagonal			
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1366 x R.G.B. x 768	pixel	-	
Pixel Pitch	0.252 (H) x 0.252 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	262,144	color	-	
Transmissive Mode	Normally white	-	-	
Surface Treatment	Hard coating (3H), Glare	-	-	
Luminance, White	200	Cd/m2		
Power Consumption	Power Consumption Total 3.308 W (Max.) @ cell 0.858 W (Max.), BL 2.45 W (Max.)			

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.




2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	359	359.5	360	mm	
Module Size	Vertical (V)	206	206.5	207	mm	(1)
	Thickness (T)	-	3.05	3.20	mm	
Bezel Area	Horizontal	347.06	347.36	347.66	mm	
	Vertical	196.29	196.59	196.89	mm	
Active Area	Horizontal	343.932	344.232	344.532	mm	
Active Area	Vertical	193.236	193.536	193.836	mm	
V	Veight	-	345	360	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12 or equivalent

User's connector Part No: IPEX-20453-040T-01 or equivalent

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Itom	Symbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

Note (1) (a) 90 %RH Max. (Ta <= 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	5	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	25.0	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	4.0	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	4.0	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 2.2 21 Mar 2013 6 / 37



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM






4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserve)	
2	VCCS	Power Supply (3.3V typ.)	
3	VCCS	Power Supply (3.3V typ.)	
4	VEDID	DDC 3.3V power	
5	NC	No Connection (Reserved for Innolux test)	
6	CLKEDID	DDC clock	
7	DATAEDID	DDC data	
8	Rxin0-	LVDS differential data input	DO DE CO
9	Rxin0+	LVDS differential data input	R0-R5, G0
10	VSS	Ground	
11	Rxin1-	LVDS differential data input	C1 C5 P0 P1
12	Rxin1+	LVDS differential data input	G1~G5, B0, B1
13	VSS	Ground	
14	Rxin2-	LVDS Differential Data Input	DO DE HOVO DE
15	Rxin2+	LVDS Differential Data Input	B2-B5,HS,VS, DE
16	VSS	Ground	
17	RxCLK-	LVDS differential clock input	LVDS CLK
18	RxCLK+	LVDS differential clock input	LVDS CLK
19	VSS	Ground	
20	NC	No Connection (Reserve)	
21	NC	No Connection (Reserve)	
22	VSS	Ground	
23	NC	No Connection (Reserve)	
24	NC	No Connection (Reserve)	
25	VSS	Ground	
26	NC	No Connection (Reserve)	
27	NC	No Connection (Reserve)	
28	VSS	Ground	
29	NC	No Connection (Reserve)	
30	NC	No Connection (Reserve)	
31	LED_GND	LED Ground	
32	LED_GND	LED Ground	
33	LED_GND	LED Ground	
34	NC	No Connection (Reserve)	
35	LED_PWM	PWM Control Signal of LED Converter	
36	LED_EN	Enable Control Signal of LED Converter	
37	NC	No Connection (Reserve)	
38	LED_VCCS	LED Power Supply	
39	LED_VCCS	LED Power Supply	
40	LED_VCCS	LED Power Supply	

Note (1) The first pixel is odd as shown in the following figure.

Version 2.2 21 Mar 2013 8 / 37



Version 2.2 21 Mar 2013 9 / 37

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			l loit	Note
		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)
Ripple Voltage		V_{RP}	-	50	-	mV	(1)
Inrush Current	Inrush Current		-	-	1.5	Α	(1),(2)
Mosaic Mosaic		loo	-	230	260	mA	(3)a
Power Supply Current	Black	lcc	-	280	310	mA	(3)b

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.


Note (2) I_{RUSH} : the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




VCCS rising time is 0.5ms





Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

b. Black Pattern



Active Area




4.3.2 LED CONVERTER SPECIFICATION

Doror	Parameter		Value			Unit	Note
raiametei		Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	6.0	12.0	21.0	V	
Converter Inrush Cu	irrent	ILED _{RUSH}	-	-	1.5	А	(1)
EN Control Lovel	Backlight On		2.4	-	3.6	V	
EN Control Level	Backlight Off		0	-	0.8	V	
PWM Control Level	PWM High Level		2.4	-	3.6	V	
Pvvivi Control Level	PWM Low Level		0	-	0.8	V	
DWM Control Duty	Datia		10	-	100	%	
PWM Control Duty F	Rallo		5	-	100	%	(2)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f_{PWM}	190	-	2K	Hz	(3)
LED Power Current	LED_VCCS =Typ.	ILED	-	197	204	mA	(4)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 $^{\circ}$ C, f_{PWM} = 200 Hz, Duty=100%.



Version 2.2 21 Mar 2013 12 / 37



VLED rising time is 0.5ms



- Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.
- Note (3) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \ \ (N\geq 3)$$

$$f: \text{Frame rate}$$

Note (4) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.

Version 2.2 21 Mar 2013 13 / 37




4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, ^{\circ}C$

Danamatan	0		Value		I I a it	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	28.6	31.9	33	V	(4)(2)(Duty400%)
LED Light Bar Power Supply Current	lL		63		mA	-(1)(2)(Duty100%)
Power Consumption	PL		2.01	2.079	W	(3)
LED Life Time	L_BL	12000	-	1	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 21 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.


Version 2.2 21 Mar 2013 14 / 37

4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 LVDS DC SPECIFICATIONS

Parameter	Symbol		Value	Unit	Note	
	,	Min.	Тур.	Max.		
LVDS Differential Input High Threshold	V _{TH(LVDS)}	-	-	+100	mV	(1), V _{CM} =1.2V
LVDS Differential Input Low Threshold	V _{TL(LVDS)}	-100	-	-	mV	(1) V _{CM} =1.2V
LVDS Common Mode Voltage	V_{CM}	1.125	-	1.375	V	(1)
LVDS Differential Input Voltage	V _{ID}	100	-	600	mV	(1)
LVDS Terminating Resistor	R_T	-	100	-	Ohm	-

Note (1) The parameters of LVDS signals are defined as the following figures.



4.4.2 LVDS DATA FORMAT





4.4.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

	<u> </u>								[Data		al							
	Color			Re							en						ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage


4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	71.68	75.45	79.22	MHz	-
	Vertical Total Time	TV	774	806	1008	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	38	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1466	1560	1950	Тс	-
	Horizontal Active Display Period	THD	1366	1366	1366	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	194	TH-THD	Tc	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.


INPUT SIGNAL TIMING DIAGRAM



4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

Cymphol		Value		Unit	Note
Symbol	Min.	Тур.	Max.	Offic	Note
t1	0.5	-	10	ms	
t2	0	-	50	ms	
t3	0	-	50	ms	
t4	500	-	-	ms	
t5	200	-	-	ms	
t6	200	-	-	ms	
t7	0.5	-	10	ms	
t_A	0.5	-	10	ms	
t_{B}	0		10	ms	
t_{C}	10	-	-	ms	
t _D	10	-	-	ms	
t _∈	10	-	-	ms	
t _F	10	-	-	ms	



- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) Please avoid floating state of the interface signal during signal invalid period.
- Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.

Version 2.2 21 Mar 2013 18 / 37



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V_{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL	CHARACTERISTICS"
LED Light Bar Input Current	Ι _L	63	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		500	600	-	-	(2), (5),(7)
Response Time		T_R		-	3	8	ms	(3),(7)
Response fille		T _F		-	8	13	ms	(3),(1)
Average Lumina	verage Luminance of White			170	200	-	cd/m ²	(4), (6),(7)
	Pod	Rx	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.577		-	
Color	Keu	Ry	Viewing Normal Angle		0.364		-	(1),(7)
	Green	Gx			0.348		-	
		Gy		Тур –	0.563	Typ +	-	
Chromaticity	Blue	Bx		0.03	0.151 0.03	0.03	3 -	
		Ву			0.116		-	
	\A/bita	Wx			0.313		-	
	White	Wy			0.329		-	
	Harizantal	θ_x +		40	45			
Viscosia a Assala	Horizontal	θ_{x} -	OD: 40	40	45	-	D	(1),(5),
Viewing Angle	\/a=t!==1	θ _Y +	CR≥10	15	20	-	Deg.	(7)
	Vertical	θ _Y -		40	45	-	- (5 ms ms ms cd/m² (6 - (6 ms ms ms def	
White Variation	of 5 Points	δW _{5p}	θ _x =0°, θ _Y =0°	80	-	-	%	(5),(6), (7)

Note (1) Definition of Viewing Angle (θx , θy):



Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of White at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)




Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points- $\frac{13 \text{ points}}{13 \text{ points}}$ $\delta W_{5p} = \{\text{Minimum } [\text{L } (1) \sim \text{L } (5)] / \text{Maximum } [\text{L } (1) \sim \text{L } (5)]\}^* 100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.2 21 Mar 2013 21 / 37



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	(- / (- /
High Temperature & High Humidity Operation Test	50℃, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156BGE LB1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX. XXXX stands for production location.
- (e) UL logo: "AAAA" especially stands for panel manufactured by Innolux China satisfying UL requirement.

"LEOO" and "COCKN" is the Innolux's UL factory code for Ningbo factory..

Version 2.2 21 Mar 2013 23 / 37



7.2 CARTON




Figure. 7-2 Packing method



7.3 PALLET




Figure. 7-3 Packing method

Version 2.2 21 Mar 2013 25 / 37



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)		(hex) 00	(binary) 00000000
1	0	Header	FF	11111111
2	1	Header	FF	
3	2	Header		11111111
		Header	FF FF	11111111
5	4	Header		11111111
	5	Header	FF	11111111
6		Header	FF	11111111
7		Header (COLINIE)	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	0A	ID product code (N156BGE-LB1)	B6	10110110
11		ID product code (hex LSB first; N156BGE-LB1)	15	00010101
12		ID S/N (fixed "0")	00	00000000
13		ID S/N (fixed "0")	00	00000000
14		ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	02	00000010
17	11	Year of manufacture (fixed year code)	16	00010110
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("34.42cm")	22	00100010
22	16	Max V image size ("19.35cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	D1	11010001
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	F5	11110101
27		Red-x (Rx = "0.577")	93	10010011
28		Red-y (Ry = "0.364")	5D	01011101
29		Green-x (Gx = "0.348")	59	01011001
30	1E	Green-y (Gy = "0.563")	90	10010000
31	1F	Blue-x (Bx = "0.151")	26	00100110
32	20	Blue-y (By = "0.116")	1D	00011101
33		White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

Version 2.2 21 Mar 2013 27 / 37



42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	0000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("76.4MHz", According to VESA CVT Rev1.1)	D8	11011000
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("226")	E2	11100010
58	3A	# 1 H active : H blank ("1366 : 226")	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("31")	1F	00011111
61	3D	# 1 V active : V blank ("768 :31")	30	00110000
62	3E	# 1 H sync offset ("68")	44	01000100
63	3F	# 1 H sync pulse width ("46")	2E	00101110
64	40	# 1 V sync offset : V sync pulse width ("4 : 6")	46	01000110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("68: 48 : 4 : 6")	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("194 mm")	C2	11000010
68	44	# 1 H image size : V image size ("344 : 194")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71		# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	18	00011000
	47	Negatives		
72	48	Detailed timing description # 2	A6	10100110
73	49	# 2 Flag	00	00000000
74 75	4A	# 2 Reserved # 2 FE (hex) defines ASCII string (Model Name "N156BGE-LB1",	00 FE	00000000
76	4B	ASCII)	00	00000000
76	4C	# 2 Flag	00	
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("5")	35	00110101
80	50	# 2 4th character of name ("6")	36	00110110
81	51	# 2 5th character of name ("B")	42	01000010
82	52	# 2 6th character of name ("G")	47	01000111
83	53	# 2 7th character of name ("E")	45	01000101
84	54	# 2 8th character of name ("-")	2D	00101101
85	55	# 2 9th character of name ("L")	4C	01001100

Version 2.2 21 Mar 2013 28 / 37




86	56	# 2 9th character of name ("B")	42	01000010
87	57	# 2 Ath character of name ("1")	31	00110001
88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N156BGE-LB1", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("5")	35	00110101
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("B")	42	01000010
118	76	# 4 6th character of name ("G")	47	01000111
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("L")	4C	01001100
122	7A	# 4 9th character of name ("B")	42	01000010
123	7B	# 4 Ath character of name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	8D	10001101

Version 2.2 21 Mar 2013 29 / 37



Appendix. OUTLINE DRAWING



- NOTES:

 1. LCD MODULE INPUT CONNECTOR: 1-PEX. 20455-040E-12 OR EQUIVALENT.

 2. IN ORDER TO AVDID ABNORMAL DISPLAY, PODLING AND WHITE SPOT,
 NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR
 FUREIGN OBJECTS OVER FPC, T-CON AND VR LOCATIONS.


 3. LVDS CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.

 4. MODULE FLATNESS SPEC 0.5mm MAX.

 5. "()" MARKS THE REFERENCE DIMENSIONS.

Version 2.2 21 Mar 2013 30 / 37






Version 2.2 21 Mar 2013 31 / 37




Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 2.2 21 Mar 2013 32 / 37






Version 2.2 21 Mar 2013 33 / 37



test. c). Interference is also forbidden in the act of system front-cover deformation during swing test, hinge test, knock test, or during pooling inspection procedure. d). To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended. Note: Recommend at least 0.1mm gap. If the gap is less than recommendation, please check with INX. 4 Design gap D1 & D2 between system front-cover & PCB Assembly. System front-cover Backlight PCB with components a). Sufficient gap between system front-cover & PCB assembly is a must for preventing from abnormal display after backpack test, hinge test, twist test or pogo test. b). Interference between panel and system front-cover is forbidden after reliability test. c). Interference is also forbidden in the act of system front-cover deformation during swing test, hinge test, knock test, or during pooling inspection procedure. Definition d). To remain sufficient gap, design with system rib higher than maximum panel thickness is recommended. Note: Recommend for D1 at least 0.1mm gap, D2 at least 2.0mm gap. If the gap is less than recommendation, please check with INX. 5 Interference examination of antenna cable and WebCam wire WebCam Antenna WebCam Wire WebCam Wire ok ok a). Antenna cable or WebCam wire overlap with panel outline is forbidden for preventing from abnormal display & white spot after backpack test, hinge test, twist test or pogo test. Definition b). Antenna cable or WebCam wire bypass panel outline is recommended. c). Interference between panel and system rear-cover is forbidden after reliability test. System rear-cover inner surface examination 6


Version 2.2 21 Mar 2013 34 / 37






Version 2.2 21 Mar 2013 35 / 37





Version 2.2 21 Mar 2013 36 / 37





Version 2.2 21 Mar 2013 37 / 37